Submit your resume
Max. file size: 2 MB.
Drop files, or upload here

We are a passionate and dedicated team of world-class analog, mixed-signal and digital engineers committed to building the next generation of SoCs.This position is for an experienced and equally passionate Analog/Mixed-signal System Verification Engineer interested in excellent personal and professional growth opportunities. Position can be located in Hillsboro, OR, San Jose, CA or Irvine, CA.

Your role:You will work with a dedicated team of engineers, verifying system performance and compliance of advanced analog/digital mixed-signal SoCs, with a focus on the portable, ultra-low power market. Participate in all aspects of the design, from concept to model, verification, implementation, tape-out and to production silicon

You will interface with other engineering teams within the business unit, including our digital and analog architectural and design teams, validation and test.Flawless execution, with a sense of urgency is key, but also to be an“out of the box” thinker, to find innovative solutions to our customer’s problems. #LI-DB1

Your profile:10 years + (MSEE) or 6 years +(PhD) or 12 years +(BSEE) of relevant industry experienceProven track record of exceptional performance in verification of analog and mixed-signal IP and SOCs.Solid understanding of SystemVerilog from verification point of viewExperience creating test scenarios for complex ICs from the specificationsExperience in UVM-AMSUnderstanding of analog/mixed-signal blocks like analog/digital PLLs, ADC, DAC, LDOExperience in verifying DSP blocksExperience in using SV-real, and SV-UDN (User Define Nettype) models in verificationExperience in RF/MW verification will be a plusExperience in writing scripts in languages such as Perl or PythonCompetent in the Cadence design environment, laboratory methodologies and analog simulation methodologiesExperienced in producing detailed technical reports and documentationProfessional, open and highly self-motivated

Ideally you are also experienced in:Hands-on verification of sub-45nm CMOS SOC designsExperience with Analog Assertion based verification techniquesSimulation performance and accuracy trade-offs based on design requirementsExperience with power aware verification with UPF will be a plusMetric-driven verification

Why join us?We passionately believe that by working at our client’s company, you will be joining the brightest, most diverse and ambitious talent in the Semiconductor Industry. You will find a fast-paced environment with a strong focus on execution, global collaboration, minimal layers of management and the freedom to make meaningful contributions in a setting that encourages creativity and out-of-the-box thinking.