Submit your resume

"*" indicates required fields

Max. file size: 2 MB.
Drop files, or upload here


  • Perform verification planning
  • Testbench development using UVM methodologies
  • Implement functional verification of mixed-signal ASICs
  • Failure analysis and resolution, coverage analysis and population
  • Digital/mixed-signal modeling
  • Develop directed/constrained-random test generation, gate-level simulations
  • Develop analog mixed-mode simulations (AMS)
  • Perform hardware/software co-verification
  • Regression debug support and other flow/infrastructure developmen